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 
Abstract — We have decomposed the modeling of the field-
effect transistors into the two independent parts: the current 
continuity based kinetics and the charge neutrality based 
electrostatics. The former part, that is universal for all FETs, 
leads to an explicit and closed form of I-V characteristics as a 
function of the total channel charge. The latter part, which is 
specific for a particular material and geometric configurations 
can be considered as an independent engineering task. The 
quantum capacitance and the interface trap density are 
consistently incorporated into the solution of the current 
continuity equation in the diffusion-drift approximation, providing 
a complete consistency in the current and the capacitance 
small-signal characteristics. 
Index Terms— Field-effect transistor, MOSFET model, 
diffusion-drift, quantum capacitance, interface traps. 
I. INTRODUCTION  
he demands of advanced chip design in microelectronics is 
pushing the industry to develop new compact MOSFET 
models for design of advanced chip architectures [1]. A 
comparative analysis of different approaches to the MOSFET 
compact modeling was given in [2]. It is well-known the 
channel current in the field-effect transistors has in principle a 
diffusion-drift form due to fundamental non-uniformity of the 
charge distribution along the channel [3]. Despite this fact, most 
of the compact MOSFET models based anyway on a formal 
integration of the drift-like dependence 
DI GdV dx [4, 5], 
where G  is the channel conductance formally depending on the 
gate 
GV  and the drain DV  biases. This inconsistency leads often 
to a piecewise description of transistor operation in different 
modes, which is artificially corrected by formal interpolation 
procedures. We pointed in [6], that a consistent description of 
I-V characteristics in nonlinear electronic devices can be 
constructed on only the joint solution of the Poisson and current 
continuity equations. We argued that such theory, relying only 
upon the general principles of current continuity and electric 
neutrality along the channel (used instead of the exact solution 
of Poisson’s equation), is universal and can be used for any 
configurations of the field-effect transistors (FETs). A 
particular form of device geometry and material equations has 
to enter the theory only through the total node capacitances and 
through a dependence of the total channel charge 
CQ  on the 
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external node biases. This point is very important since a use of 
the areal capacitance and the local charge density variables in 
the deeply scaled devices is problematic because of the fringing 
effects and non-uniformities in nanoscale devices. We consider 
a calculation of the full channel charge 
CQ  as a separate 
technical task, specific for different FETs. A particular form of 
 C GQ V  should be determined from electrostatic 
consideration, which is different for the different device 
configurations (bulk or SOI FETs, FinFETs, double gate FETs, 
etc.). The fundamental quantum capacitance and the parasitic 
interface trap capacitance should be consistently implemented 
into the structure of the core model. 
We describe in this paper an advanced version of the 
diffusion-drift model [6] meeting these requirements and 
formulated in a general, consistent and physically transparent 
form. 
II. DIFFUSION-DRIFT THEORY 
A. Diffusion to drift current ratio 
The diffusion-drift nature of the channel current implies a 
use of the electrochemical potential notion. The full diffusion-
drift current is determined by the gradient of electrochemical 
potential q     
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where 
0  is the carrier’s mobility, Cn  is the channel electron 
density, E d dx   is a lateral electric field. As shown in 
Ref. [6], the diffusion to the drift current ratio   can be derived 
from the electric neutrality requirement along the channel of 
MOS structure in the gradual channel approximation 
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where 
OXC , DC , ITC  are the total oxide (geometrical) 
capacitance, the total depletion layer and the interface trap 
capacitances, respectively. For convenience, we will denote the 
total charges and capacitances by the indices with the capital 
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letters. Notice, that only 
OXC  and QC  play a fundamental role 
in the field-effect device operation principle, whereas the 
interface trap and the depletion layer effects could be eliminated 
or minimized for ideal, or some particular device 
configurations. 
The total inversion layer capacitance (referred often as a 
quantum capacitance [7]) 
0Q CC qdQ d  is closely related 
with the diffusion potential which is defined as a fundamental 
parameter of the generalized Einstein relation 
0 0 0
0 0
C C
D
C Q
Q Q D
qdQ d C

 
   ,     (3) 
where 
0D  is the electron diffusivity, 0CQ  is the total 
“equilibrium” channel charge at zero drain bias, which will be 
considered below as a known function of gate voltage. As well 
as the channel charge 
0CQ , the quantum capacitance QC  varies 
over a very wide range, while the diffusion potential 
D  varies 
only from the thermal potential /T Bk T q   in the 
subthreshold region to a few 
T  (of order the Fermi energy) in 
the strong inversion. 
The quantum capacitance is usually ignored in the MOSFET 
modeling. Actually, the quantum capacitance 
QC  is very low 
in the subthreshold operation mode ( , ,Q OX IT DC C C C ) and 
extremely high in the strong inversion regime (
, ,Q OX IT DC C C C ). In the former case, QC  is masked by the 
parasitic interface trap and the depletion layer capacitances. In 
the latter case, 
QC  is typically insignificant in the silicon FETs 
(in contrast to graphene FETs) due to the series connection with 
the geometrical capacitance 
OXC  (see, the inset in Fig. 1). 
Nevertheless, we will see below that the quantum capacitance 
is a key concept in the construction of the consistent MOSFET 
theory. 
B. I-V characteristics from the continuity equation 
solution 
The key point of the original approach [6] is an explicit 
analytical solution of the continuity equation for the channel 
current density. The total diffusion-drift drain current 
(1 )S DR IFF DRJ J J J     has to be conserved along the 
channel in a quasi-static approximation. Assuming that the 
carrier’s mobility and   are coordinate-independent along the 
channel, we have the continuity equation in a form 
   1 0C C
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that yields the equation for the electric field distribution along 
the channel 
2
D
d E
E
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

 .         (5) 
Notice that this equation and electric field  E x  have nothing 
to do with the built-in electric fields in generally non-uniform 
channels that can be calculated as a result of the Poisson’s 
equation even for zero drain-source bias. A direct solution of 
the ordinary differential equation Eq. 5 yields 
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where  0E  is the electric field near the source, which should 
be determined from the condition imposed by a fixed source -
drain electrochemical potential difference 
DV  
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where L is the channel length.  
Based on (6) and (7), the explicit expression for  0E  and 
electrochemical potential distribution along the channel can be 
derived 
   
1
0 1 1 exp
1
D
D
D
Vx
x ln
L
 
  
  
   
       
    
. (8) 
Here,  0  the electrochemical potential (qasi-Fermi level) 
near the source (    0 DL qV    ), controlled by the gate-
source bias 
GV . The chemical potential   and the electron 
density distributions along the channel can be also inferred in 
this way. According to a general rule, the total diffusion-drift 
drain current can be calculated as a gradient of the 
electrochemical potential taken in a suitable point, e.g., in the 
vicinity of the source [8] 
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where W is the FET width,  0Cn  (  0 0C CQ qn WL ) is 
electron density near the source. 
Thus, the MOSFET drain current ID can be figured out in a 
closed explicit form as follows  
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Defining the electrostatic saturation drain bias as 
 2 1DSAT DV     , we have  
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where the channel conductance in the linear region is defined 
as follows 
2
0 0 0CG Q L .         (12) 
In view of (2) and (3), the direct calculation yields 
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We took into account in (13) that the electrostatic saturation 
regime corresponds to a non-uniform charge distribution in the 
channel. In contrast to 0CQ , the total “nonequilibrium” channel 
charge  ,C C G DQ Q V V  should also depend on the drain-
source bias.  
 
 
 3 
The formula (14) yields a convenient approximation for the 
self-consistent calculation of  ,C G DQ V V  provided 0CQ  is 
known 
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Note, that   0, 0C G D CQ V V Q  ,   0, 2C G D DSAT CQ V V V Q  , 
and  0DSAT C OX DV Q C C   in strong inversion. Thus, the 
equations (11-14) represent a closed, consistent and explicit 
analytical computational scheme for evaluation of the drain 
current as a function of 
0CQ . 
It is notable that I-V characteristics of the field-effect 
transistors can be equivalently and self-consistently rewritten in 
an intuitively clear and concise form 
C
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where the transit time is defined as  
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The same relation for the transit time can be consistently 
obtained in the following way [9] 
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where the lateral electric field in the channel  E x  is an 
accurate solution of Eq.(5). 
III. APPLICATIONS 
A. Inverse logarithmic slope and transconductance 
Another important small-signal characteristics of the field-
effect devices is the inverse logarithmic slope 
 D G DS I dV dI , which is a measure of the gate control over 
drain current, relating with the transconductance 
m D Gg dI dV  as follows 
 D G D D mS I dV dI I g  .      (18) 
This relation makes S an extremely important parameter in the 
well-known 
m Dg I  sizing methodology in the analog CMOS 
circuits [10]. Fig. 1 illustrates the interrelation between 
mg  and 
S  in (18) in a lucid graphic form. 
Provided a weak dependence of the carrier’s mobility on 
gate voltage 
GV , the logarithmic slope can be calculated as a 
function of the gate bias over many decades of drain current in 
the following way 
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where m is often referred to as an ideality factor. It corresponds 
to the well-known subthreshold slope measured in Volts per 
decade of the gate voltage 
 ln10 ln10 1 ln10T D IT OX TSS S C C C m        . (20) 
The inverse slope above the threshold is estimated as 
  /G TS V V n   ( TV  is the threshold voltage), where n  = 1 in 
the linear regime and n  = 2 in the saturation. 
 
 
 
Fig. 1.  Field-effect transistor transfer characteristics and graphical 
representation of the transconductance gm and the inverse logarithmic slope S. 
 
Thus defined logarithmic slope describes in a unified way both 
the strong inversion and the weak inversion regions. 
In contrast to the extensive tranconductance (i.e., dependent 
on W/L), the inverse logarithmic slope S (as well as 
DSATV ) is 
a thermodynamically intensive variable, i.e., independent of the 
channel size and shape. Comparing 
DSATV  (13) and S  (19), one 
gets 
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,           (21) 
where 
D OXC C   is the substrate factor. In the strong 
inversion we have    1DSAT G TV V V    . Then, the I-V 
characteristics becomes 
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Taking into account (18), one obtains 
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Another compact form of I-V characteristics 
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B. Subthreshold current 
The MOSFET drain current (22) in the subthreshold region 
( ,G T TV V S m  ) becomes 
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where 
T D TQ C   is the channel charge at the threshold 
voltage. 
C. Gate capacitance and channel capacitance 
The low-frequency gate capacitance can be defined as a 
derivative of the total gate charge with respect to the gate 
voltage 
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We define the channel capacitance as follows [11] 
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Equation one can get the useful relations 
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In view of (26) and (27), the gate and the channel capacitances 
are related with each other  
1G IT D
CH Q
C C C
C C

  .       (30) 
As can be seen directly from (30), the interface traps and 
depletion layer impair the gate control over the channel charge. 
D. Transit time and field effect mobility 
The transit time (see, equations (15-17)) can be expressed 
as a function of the channel capacitance and transconductance 
C CH
TT
m m
Q C
g S g
           (31) 
Note that all variables are assumed to be non-linear functions 
of 
GV  and DV . The low-field transconductance 0mg  is closely 
related with the field-effect mobility 
FE  
 
0
0 2 2
0D
CH D FE OX DD
m
G V
C V C VI
g
V L L
 

 
   
 
.   (32) 
Then, using an operational definition of 
FE , we got an explicit 
dependence of 
FE  on the microscopic mobility 0  and the 
small-signal capacitances 
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The transit time in the linear regime is dependent only on 
microscopic mobility, and not on parasitic capacitances 
2 2
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E. Delay time and cut-off frequency in digital and 
analog circuits 
The extrinsic cut-off frequency 
T  in analog circuits is 
essentially determined by an external load capacitance 
LC  and 
parasitic interface trap and depletion layer capacitances 
1
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This expression is very similar to the extrinsic cutoff frequency 
for bipolar transistors [12]. 
Further, the node delay time metrics in digital circuits can 
be defined as follows [13] 
 L G DD
D
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I
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
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where 
LC  is the load capacitance. Then, it could be estimated 
accurately 
.
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Thus, the extrinsic delay time composed of intrinsic delay, 
intrinsic parasitic delay and the extrinsic parasitic delay.  
This point shows a complete consistency in the description 
of the current and capacitance parameters in the context of our 
approach, which is impossible without a use of explicit 
quantum capacitance consideration. 
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IV. DISCUSSION AND CONCLUSION 
We have developed a physical approach for construction of 
I-V characteristics in the field-effect transistors based on a 
consistent solution of continuity equation in diffusion-drift 
approximation. It was first shown that the quantum capacitance 
has to be an integral part of the FET theory that allows a 
continuous and consistent description of I-V characteristics. 
The fundamental channel quantum capacitance and parasitic 
interface trap density spectrum have been accurately and 
consistently implemented into the model structure. 
The simulated FET I-V characteristics were shown can be 
represented accurately in different equivalent forms as 
functions of observable differential and large-signal 
parameters.  
A key point is that the total channel charge is considered as 
a basic variable. This allows considering the geometric short-
channel effects as a separate engineering task, bound by 
electrostatics of the specific device configuration. 
Another crucial short-channel effect, the carrier velocity 
saturation, requires generally an accurate solution of the current 
continuity equation. The problem is the dependence of the drift 
velocity on the channel electric filed is generally unknown and 
often approximated phenomenologically in an inconvenient 
piecewise form [14]. This makes the exact analytical solution 
of the continuity equation meaningless since the choice of the 
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the functional form of the continuity equation solution [15]. An 
alternative phenomenological approach was proposed in [8, 16] 
where the electrostatic saturation voltage 
DSATV  in a basic 
equation (11) is replaced by a generalized saturation voltage 
SATV , defined as 
max 0
0 max
2
tanh
2
DSAT
SAT
v L V
V
v L


 
  
 
,      (39) 
that corresponds to    
2
01 2DSAT DSAT G TI G V V V    for the 
long-channel devices (square-law approximation), and the 
saturation current for the short channels 
  0 max1 2DSAT SAT CI G V v Q L   is determined by the 
maximum drift velocity 
maxv  of the channel carriers. This 
approach was validated on the extensive experimental data (see, 
e.g., [17]).  
We believe that being based on the fairly general physical 
principles, the described approach can be the basis for the 
development of the universal compact models of the field-effect 
transistors of different types. 
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